

FIG. 1 is a block diagram of a packet switch system in accordance with the present invention.

FIG.1 PRIOR ART




FIG.2 PRIOR ART




FIG.3 PRIOR ART




FIG.4




FIG. 5




FIG.6A




FIG.6B

DESTINATION MAC ADDRESS (48)			
		SOURCE MAC ADDRESS (48)	
TYPE VALUE (16)		VERSION (4)	HEADER LENGTH (4)
		TYPE OF SERVICE (8)	
TOTAL LENGTH (16)		FLAGMENT ID (16)	
FLAG (3)	FLAGMENT OFFSET (13)	TIME TO LIVE (8)	UPPER PROTOCOL TYPE (8)
IP HEADER CHECKSUM (16)		SOURCE IP ADDRESS(UPPER) (16)	
DESTINATION IP ADDRESS(LOWER) (16)		DESTINATION IP ADDRESS(UPPER) (16)	
SOURCE IP ADDRESS(LOWER) (16)			

FIG.7




FIG.8




FIG.9




FIG.10




FIG.11

